<?xml version="1.0" encoding="utf-8"?>
<rss 
  version="2.0">
  <channel xmlns:dc="http://dublincore.org/documents/dcmi-namespace/" xmlns:media="http://search.yahoo.com/mrss/">
    <title>Primarius Technologies Co. Ltd.</title>
    <link>https://www.globenewswire.com/rssfeed/organization/IMRgkHodcR-EeRMKLT-42A==</link>
    <description>Contains the last 20 releases</description>
    <copyright>Copyright 2020, Primarius Technologies Co. Ltd.</copyright>
    <managingEditor>newsdesk@globenewswire.com (NewsDesk)</managingEditor>
    <lastBuildDate>Tue, 15 Dec 2020 16:00:00 GMT</lastBuildDate>
    <webMaster>webmaster@globenewswire.com (Webmaster)</webMaster>
    <item>
      <guid
        isPermaLink="true">https://www.globenewswire.com/news-release/2020/12/15/2145594/0/en/Primarius-Will-Present-an-Invited-Paper-on-Spec-Driven-Extraction-Flow-and-Exhibit-at-IEDM-2020.html</guid>
      <link>https://www.globenewswire.com/news-release/2020/12/15/2145594/0/en/Primarius-Will-Present-an-Invited-Paper-on-Spec-Driven-Extraction-Flow-and-Exhibit-at-IEDM-2020.html</link>
      <title>Primarius Will Present an Invited Paper on Spec-Driven Extraction Flow and Exhibit at IEDM 2020</title>
      <description><![CDATA[<p>SAN JOSE, Calif., Dec.  15, 2020  (GLOBE NEWSWIRE) -- This year, the IEEE International Electron Devices Meeting (IEDM) themed "Innovative Devices for a Better Future", will be held virtually December 12~18. There will be rich technical programs with 41 sessions covering electronics technologies being used much more broadly than ever before to address the world’s most pressing challenges.<br></p>]]></description>
      <pubDate>Tue, 15 Dec 2020 16:00 GMT</pubDate>
      <dc:identifier>2145594</dc:identifier>
      <dc:language>en</dc:language>
      <dc:publisher>GlobeNewswire Inc.</dc:publisher>
      <dc:contributor>Primarius Technologies Co. Ltd.</dc:contributor>
      <dc:modified>Tue, 15 Dec 2020 16:00 GMT</dc:modified>
      <dc:subject>Calendar of Events</dc:subject>
    </item>
    <item>
      <guid
        isPermaLink="true">https://www.globenewswire.com/news-release/2020/07/16/2063290/0/en/ProPlus-Electronics-Will-Demonstrate-The-Fastest-EDA-Software-Tools-And-AI-Driven-Test-Measurement-Equipment-at-the-2020-Virtual-DAC.html</guid>
      <link>https://www.globenewswire.com/news-release/2020/07/16/2063290/0/en/ProPlus-Electronics-Will-Demonstrate-The-Fastest-EDA-Software-Tools-And-AI-Driven-Test-Measurement-Equipment-at-the-2020-Virtual-DAC.html</link>
      <title>ProPlus Electronics Will Demonstrate The Fastest EDA Software Tools And AI-Driven Test &amp; Measurement Equipment at the 2020 Virtual DAC</title>
      <description><![CDATA[<p align="justify">SAN JOSE, Calif., July  16, 2020  (GLOBE NEWSWIRE) -- At virtual DAC 2020, ProPlus Electronics is excited to demonstrate its world-class EDA software tools—the fastest among competitive offerings—and its superior AI-driven Test &amp; Measurement equipment. ProPlus Electronics will proudly showcase its FastSPICE simulation solutions, NanoSpice family; AI-driven automatic SPICE model extraction solution, Spec-Driven Extraction Platform (SDEP); the new all-in-one semiconductor parameter analyzer FS-Pro and updated 1/f noise measurement system 9812DX.<br></p>]]></description>
      <pubDate>Thu, 16 Jul 2020 12:00 GMT</pubDate>
      <dc:identifier>2063290</dc:identifier>
      <dc:language>en</dc:language>
      <dc:publisher>GlobeNewswire Inc.</dc:publisher>
      <dc:contributor>ProPlus Electronics Co. Ltd</dc:contributor>
      <dc:modified>Thu, 16 Jul 2020 12:01 GMT</dc:modified>
      <media:content
        medium="image"
        type="image/jpeg"
        width="600"
        url="https://ml.globenewswire.com/Resource/Download/895a2341-d228-46ce-a260-34d4785454b3">
        <media:text
          type="html"><![CDATA[<p>
  <a href="https://www.globenewswire.com/news-release/2020/07/16/2063290/0/en/ProPlus-Electronics-Will-Demonstrate-The-Fastest-EDA-Software-Tools-And-AI-Driven-Test-Measurement-Equipment-at-the-2020-Virtual-DAC.html">
    <img src="https://ml.globenewswire.com/Resource/Download/895a2341-d228-46ce-a260-34d4785454b3" width="600" align="left" border="0" alt="10th year in a row of ProPlus Electronics’ participation in DAC" title="At virtual DAC 2020, ProPlus Electronics is excited to demonstrate its world-class EDA software tools—the fastest among competitive offerings—and its superior AI-driven Test &amp; Measurement equipment" />
  </a>
</p><br clear="all" />]]></media:text>
        <media:credit
          role="publishing company">GlobeNewswire Inc.</media:credit>
      </media:content>
      <media:content
        medium="image"
        type="image/png"
        width="600"
        url="https://ml.globenewswire.com/Resource/Download/27adf6f4-fcd0-4654-b457-e526cfe95794">
        <media:text
          type="html"><![CDATA[<p>
  <a href="https://www.globenewswire.com/news-release/2020/07/16/2063290/0/en/ProPlus-Electronics-Will-Demonstrate-The-Fastest-EDA-Software-Tools-And-AI-Driven-Test-Measurement-Equipment-at-the-2020-Virtual-DAC.html">
    <img src="https://ml.globenewswire.com/Resource/Download/27adf6f4-fcd0-4654-b457-e526cfe95794" width="600" align="left" border="0" alt="ProPlus Line on Display at DAC" title="Fast simulation solutions, NanoSpice family / automatic model extraction solution, SDEP / all-in-one semiconductor parameter analyzer FS-Pro" />
  </a>
</p><br clear="all" />]]></media:text>
        <media:credit
          role="publishing company">GlobeNewswire Inc.</media:credit>
      </media:content>
      <dc:subject>Calendar of Events</dc:subject>
    </item>
    <item>
      <guid
        isPermaLink="true">https://www.globenewswire.com/news-release/2017/12/12/1253301/0/en/ProPlus-and-MPI-Corporation-Establish-Strategic-Partnership-Announce-Availability-of-a-Characterization-and-Modeling-Solution.html</guid>
      <link>https://www.globenewswire.com/news-release/2017/12/12/1253301/0/en/ProPlus-and-MPI-Corporation-Establish-Strategic-Partnership-Announce-Availability-of-a-Characterization-and-Modeling-Solution.html</link>
      <title>ProPlus and MPI Corporation Establish Strategic Partnership, Announce Availability of a Characterization and Modeling Solution</title>
      <description><![CDATA[Cross-Licensing Agreement Brings Next-Level Wafer-Level Noise Characterization, Enabling High Throughput Measurements with Advanced Probing Technologies <pre>Cross-Licensing Agreement Brings Next-Level Wafer-Level Noise Characterization, Enabling High Throughput Measurements with Advanced Probing Technologies</pre>]]></description>
      <pubDate>Tue, 12 Dec 2017 16:00 GMT</pubDate>
      <dc:identifier>1253301</dc:identifier>
      <dc:language>en</dc:language>
      <dc:publisher>GlobeNewswire Inc.</dc:publisher>
      <dc:contributor>ProPlus Design Solutions Inc.</dc:contributor>
      <dc:modified>Tue, 12 Dec 2017 16:00 GMT</dc:modified>
      <dc:subject>Company Announcement</dc:subject>
    </item>
    <item>
      <guid
        isPermaLink="true">https://www.globenewswire.com/news-release/2016/11/29/1215509/0/en/ProPlus-Design-Solutions-Sets-New-Standard-for-1-f-Noise-Measurement-Systems.html</guid>
      <link>https://www.globenewswire.com/news-release/2016/11/29/1215509/0/en/ProPlus-Design-Solutions-Sets-New-Standard-for-1-f-Noise-Measurement-Systems.html</link>
      <title>ProPlus Design Solutions Sets New Standard for 1/f Noise Measurement Systems </title>
      <description><![CDATA[<p><em><p>Enhanced Version of de Facto Standard 9812D Offers Record Speed, Greater Resolution for all Noise Measurement Needs</p></em></p><p>SAN JOSE, CA--(Marketwired - Nov 29, 2016) - <strong> </strong><a rel="nofollow" href="http://www.proplussolutions.com/" title="ProPlus Design Solutions Inc.">ProPlus Design Solutions Inc.</a> today unveiled 9812DX&#8482; wafer-level 1/f noise characterization system, an enhanced version of its de facto standard 9812D&#8482;, setting records for measurement speed, system resolution and coverage of different types of measurement requirements. </p>]]></description>
      <pubDate>Tue, 29 Nov 2016 15:30 GMT</pubDate>
      <dc:identifier>1215509</dc:identifier>
      <dc:language>en</dc:language>
      <dc:publisher>GlobeNewswire Inc.</dc:publisher>
      <dc:contributor>ProPlus Design Solutions</dc:contributor>
      <dc:modified>Fri, 01 Dec 2017 01:53 GMT</dc:modified>
    </item>
    <item>
      <guid
        isPermaLink="true">https://www.globenewswire.com/news-release/2016/09/20/1215505/0/en/Credo-Semiconductor-Turns-to-ProPlus-Design-Solutions-NanoSpice-for-Advanced-SerDes-IP-Designs.html</guid>
      <link>https://www.globenewswire.com/news-release/2016/09/20/1215505/0/en/Credo-Semiconductor-Turns-to-ProPlus-Design-Solutions-NanoSpice-for-Advanced-SerDes-IP-Designs.html</link>
      <title>Credo Semiconductor Turns to ProPlus Design Solutions' NanoSpice for Advanced SerDes IP Designs </title>
      <description><![CDATA[<p><em><p>NanoSpice Selected for Speed, and High Accuracy to Simulate Large Designs</p></em></p><p>SAN JOSE, CA--(Marketwired - Sep 20, 2016) -  <a rel="nofollow" href="http://www.credosemi.com/" title="Credo Semiconductor">Credo Semiconductor</a>, a global innovation leader in Serializer-Deserializer (SerDes) technology, integrated NanoSpice&#8482;, a high-performance parallel SPICE simulator from <a rel="nofollow" href="http://www.proplussolutions.com/" title="ProPlus Design Solutions, Inc.">ProPlus Design Solutions, Inc.</a>, into its advanced SerDes transceiver intellectual property (IP) design and verification flow.</p>]]></description>
      <pubDate>Tue, 20 Sep 2016 15:00 GMT</pubDate>
      <dc:identifier>1215505</dc:identifier>
      <dc:language>en</dc:language>
      <dc:publisher>GlobeNewswire Inc.</dc:publisher>
      <dc:contributor>ProPlus Design Solutions</dc:contributor>
      <dc:modified>Fri, 01 Dec 2017 01:53 GMT</dc:modified>
    </item>
    <item>
      <guid
        isPermaLink="true">https://www.globenewswire.com/news-release/2016/09/13/1215506/0/en/MEDIA-ALERT-ProPlus-Design-Solutions-to-Exhibit-at-TSMC-OIP-Ecosystem-Forum-R.html</guid>
      <link>https://www.globenewswire.com/news-release/2016/09/13/1215506/0/en/MEDIA-ALERT-ProPlus-Design-Solutions-to-Exhibit-at-TSMC-OIP-Ecosystem-Forum-R.html</link>
      <title>MEDIA ALERT: ProPlus Design Solutions to Exhibit at TSMC OIP Ecosystem Forum(R) </title>
      <description><![CDATA[<p><em><p>Will Demonstrate Giga-Scale Simulators, Nano-Scale SPICE Modeling Solutions</p></em></p><p>SAN JOSE, CA--(Marketwired - Sep 13, 2016) - </p>]]></description>
      <pubDate>Tue, 13 Sep 2016 15:00 GMT</pubDate>
      <dc:identifier>1215506</dc:identifier>
      <dc:language>en</dc:language>
      <dc:publisher>GlobeNewswire Inc.</dc:publisher>
      <dc:contributor>ProPlus Design Solutions</dc:contributor>
      <dc:modified>Fri, 01 Dec 2017 01:53 GMT</dc:modified>
    </item>
    <item>
      <guid
        isPermaLink="true">https://www.globenewswire.com/news-release/2016/05/31/1215502/0/en/REMINDER-MEDIA-ALERT-ProPlus-Design-Solutions-to-Exhibit-at-DAC.html</guid>
      <link>https://www.globenewswire.com/news-release/2016/05/31/1215502/0/en/REMINDER-MEDIA-ALERT-ProPlus-Design-Solutions-to-Exhibit-at-DAC.html</link>
      <title>REMINDER: MEDIA ALERT: ProPlus Design Solutions to Exhibit at DAC </title>
      <description><![CDATA[<p><em><p>Will Demo Giga-Scale SPICE Simulators, Design-Assistant Tool for Process and Device Evaluation</p></em></p><p>SAN JOSE, CA--(Marketwired - May 31, 2016) -  </p>]]></description>
      <pubDate>Tue, 31 May 2016 15:00 GMT</pubDate>
      <dc:identifier>1215502</dc:identifier>
      <dc:language>en</dc:language>
      <dc:publisher>GlobeNewswire Inc.</dc:publisher>
      <dc:contributor>ProPlus Design Solutions</dc:contributor>
      <dc:modified>Fri, 01 Dec 2017 01:53 GMT</dc:modified>
    </item>
    <item>
      <guid
        isPermaLink="true">https://www.globenewswire.com/news-release/2016/05/26/1215500/0/en/MEDIA-ALERT-ProPlus-Design-Solutions-to-Exhibit-at-DAC.html</guid>
      <link>https://www.globenewswire.com/news-release/2016/05/26/1215500/0/en/MEDIA-ALERT-ProPlus-Design-Solutions-to-Exhibit-at-DAC.html</link>
      <title>MEDIA ALERT: ProPlus Design Solutions to Exhibit at DAC </title>
      <description><![CDATA[<p><em><p>Will Demo Giga-Scale SPICE Simulators, Design-Assistant Tool for Process and Device Evaluation</p></em></p><p>SAN JOSE, CA--(Marketwired - May 26, 2016) -  </p>]]></description>
      <pubDate>Thu, 26 May 2016 15:00 GMT</pubDate>
      <dc:identifier>1215500</dc:identifier>
      <dc:language>en</dc:language>
      <dc:publisher>GlobeNewswire Inc.</dc:publisher>
      <dc:contributor>ProPlus Design Solutions</dc:contributor>
      <dc:modified>Fri, 01 Dec 2017 01:53 GMT</dc:modified>
    </item>
    <item>
      <guid
        isPermaLink="true">https://www.globenewswire.com/news-release/2016/05/24/1215496/0/en/UltraMemory-Turns-to-NanoSpice-NanoSpice-Giga-From-ProPlus-Design-Solutions-for-Design-of-Super-Broadband-Large-Scale-Memory.html</guid>
      <link>https://www.globenewswire.com/news-release/2016/05/24/1215496/0/en/UltraMemory-Turns-to-NanoSpice-NanoSpice-Giga-From-ProPlus-Design-Solutions-for-Design-of-Super-Broadband-Large-Scale-Memory.html</link>
      <title>UltraMemory Turns to NanoSpice, NanoSpice Giga From ProPlus Design Solutions for Design of Super-Broadband, Large-Scale Memory </title>
      <description><![CDATA[<p><em><p>Full Circuit Simulation Solutions Replaced Other Simulators for Small Block, Full-Chip Memory Designs</p></em></p><p>SAN JOSE, CA--(Marketwired - May 24, 2016) -  <a rel="nofollow" href="http://www.jedat.co.jp/" title="UltraMemory Inc.">UltraMemory Inc.</a> (UltraMemory) has selected NanoSpice&#8482; and NanoSpice Giga&#8482; from <a rel="nofollow" href="http://www.proplussolutions.com/" title="ProPlus Design Solutions, Inc.">ProPlus Design Solutions, Inc.</a>, the leading technology provider of giga-scale parallel SPICE simulation, SPICE modeling solutions and Design-for-Yield (DFY) applications, to simulate its super-broadband, super large-scale memory design.</p>]]></description>
      <pubDate>Tue, 24 May 2016 15:00 GMT</pubDate>
      <dc:identifier>1215496</dc:identifier>
      <dc:language>en</dc:language>
      <dc:publisher>GlobeNewswire Inc.</dc:publisher>
      <dc:contributor>ProPlus Design Solutions</dc:contributor>
      <dc:modified>Fri, 01 Dec 2017 01:53 GMT</dc:modified>
    </item>
    <item>
      <guid
        isPermaLink="true">https://www.globenewswire.com/news-release/2016/05/17/1215499/0/en/UMC-Adopts-ProPlus-Design-Solutions-9812D-1-f-Noise-Characterization-System.html</guid>
      <link>https://www.globenewswire.com/news-release/2016/05/17/1215499/0/en/UMC-Adopts-ProPlus-Design-Solutions-9812D-1-f-Noise-Characterization-System.html</link>
      <title>UMC Adopts ProPlus Design Solutions' 9812D 1/f Noise Characterization System </title>
      <description><![CDATA[<p><em><p>9812D Selected for Technology Development at 28nm, 14nm and Beyond</p></em></p><p>SAN JOSE, CA--(Marketwired - May 17, 2016) - <a rel="nofollow" href="http://www.proplussolutions.com/" title="ProPlus Design Solutions Inc.">ProPlus Design Solutions Inc.</a> today announced that <a rel="nofollow" href="http://www.umc.com/" title="United Microelectronics Corporation">United Microelectronics Corporation</a> (<exchange name="NYSE">NYSE</exchange>: <ticker name="UMC">UMC</ticker>) (<exchange name="TWSE">TWSE</exchange>: <ticker name="2303">2303</ticker>) ("UMC"), a leading global semiconductor foundry, has adopted its 9812D wafer-level 1/f noise characterization system.</p>]]></description>
      <pubDate>Tue, 17 May 2016 15:00 GMT</pubDate>
      <dc:identifier>1215499</dc:identifier>
      <dc:language>en</dc:language>
      <dc:publisher>GlobeNewswire Inc.</dc:publisher>
      <dc:contributor>ProPlus Design Solutions</dc:contributor>
      <dc:modified>Fri, 01 Dec 2017 01:53 GMT</dc:modified>
    </item>
    <item>
      <guid
        isPermaLink="true">https://www.globenewswire.com/news-release/2016/03/29/1215494/0/en/REMINDER-MEDIA-ALERT-ProPlus-Design-Solutions-to-Offer-Webinar-Highlighting-New-Tool-for-Process-Device-Evaluation.html</guid>
      <link>https://www.globenewswire.com/news-release/2016/03/29/1215494/0/en/REMINDER-MEDIA-ALERT-ProPlus-Design-Solutions-to-Offer-Webinar-Highlighting-New-Tool-for-Process-Device-Evaluation.html</link>
      <title>REMINDER: MEDIA ALERT: ProPlus Design Solutions to Offer Webinar Highlighting New Tool for Process, Device Evaluation </title>
      <description><![CDATA[<p><em><p>MEPro Bridges Process Development, CAD, Circuit Design for Systematic Evaluation of Device or Circuit-Level Performance Targets</p></em></p><p>SAN JOSE, CA--(Marketwired - Mar 29, 2016) - </p>]]></description>
      <pubDate>Tue, 29 Mar 2016 15:30 GMT</pubDate>
      <dc:identifier>1215494</dc:identifier>
      <dc:language>en</dc:language>
      <dc:publisher>GlobeNewswire Inc.</dc:publisher>
      <dc:contributor>ProPlus Design Solutions</dc:contributor>
      <dc:modified>Fri, 01 Dec 2017 01:53 GMT</dc:modified>
    </item>
    <item>
      <guid
        isPermaLink="true">https://www.globenewswire.com/news-release/2016/03/16/1215491/0/en/MEDIA-ALERT-ProPlus-Design-Solutions-to-Offer-Webinar-Highlighting-New-Tool-for-Process-Device-Evaluation.html</guid>
      <link>https://www.globenewswire.com/news-release/2016/03/16/1215491/0/en/MEDIA-ALERT-ProPlus-Design-Solutions-to-Offer-Webinar-Highlighting-New-Tool-for-Process-Device-Evaluation.html</link>
      <title>MEDIA ALERT: ProPlus Design Solutions to Offer Webinar Highlighting New Tool for Process, Device Evaluation </title>
      <description><![CDATA[<p><em><p>MEPro Bridges Process Development, CAD, Circuit Design for Systematic Evaluation of Device or Circuit-Level Performance Targets</p></em></p><p>SAN JOSE, CA--(Marketwired - Mar 16, 2016) - </p>]]></description>
      <pubDate>Wed, 16 Mar 2016 15:30 GMT</pubDate>
      <dc:identifier>1215491</dc:identifier>
      <dc:language>en</dc:language>
      <dc:publisher>GlobeNewswire Inc.</dc:publisher>
      <dc:contributor>ProPlus Design Solutions</dc:contributor>
      <dc:modified>Fri, 01 Dec 2017 01:53 GMT</dc:modified>
    </item>
    <item>
      <guid
        isPermaLink="true">https://www.globenewswire.com/news-release/2016/03/08/1215488/0/en/ProPlus-Design-Solutions-to-Demonstrate-Giga-Scale-SPICE-Simulation-Solutions-at-TSMC-2016-Technology-Symposia-in-North-America.html</guid>
      <link>https://www.globenewswire.com/news-release/2016/03/08/1215488/0/en/ProPlus-Design-Solutions-to-Demonstrate-Giga-Scale-SPICE-Simulation-Solutions-at-TSMC-2016-Technology-Symposia-in-North-America.html</link>
      <title>ProPlus Design Solutions to Demonstrate Giga-Scale SPICE Simulation Solutions at TSMC 2016 Technology Symposia in North America </title>
      <description><![CDATA[<p><em><p>Will Also Highlight New MEPro Tool for Process, Device Evaluation</p></em></p><p>SAN JOSE, CA--(Marketwired - Mar 8, 2016) -  <a rel="nofollow" href="http://www.proplussolutions.com/" title="ProPlus Design Solutions, Inc.">ProPlus Design Solutions, Inc.</a>, the leading SPICE modeling, giga-scale SPICE simulation and design for yield (DFY) solution provider, will demonstrate its giga-scale SPICE simulators and new process and device evaluation tool during TSMC 2016 Technology Symposia this month.</p>]]></description>
      <pubDate>Tue, 08 Mar 2016 16:00 GMT</pubDate>
      <dc:identifier>1215488</dc:identifier>
      <dc:language>en</dc:language>
      <dc:publisher>GlobeNewswire Inc.</dc:publisher>
      <dc:contributor>ProPlus Design Solutions</dc:contributor>
      <dc:modified>Fri, 01 Dec 2017 01:53 GMT</dc:modified>
    </item>
    <item>
      <guid
        isPermaLink="true">https://www.globenewswire.com/news-release/2016/03/08/1215490/0/en/Silicon-Creations-Adopts-ProPlus-Design-Solutions-NanoSpice-to-Simulate-SerDes-IP.html</guid>
      <link>https://www.globenewswire.com/news-release/2016/03/08/1215490/0/en/Silicon-Creations-Adopts-ProPlus-Design-Solutions-NanoSpice-to-Simulate-SerDes-IP.html</link>
      <title>Silicon Creations Adopts ProPlus Design Solutions' NanoSpice to Simulate SerDes IP </title>
      <description><![CDATA[<p><em><p>Unique Economic Factors Boost Simulation Performance, Throughput for SerDes Designs at 28nm, 16nm, 10nm</p></em></p><p>SAN JOSE, CA--(Marketwired - Mar 8, 2016) -  <a rel="nofollow" href="http://www.siliconcr.com/" title="Silicon Creations">Silicon Creations</a>, supplier of high-performance semi-custom analog and mixed-signal intellectual property (IP), confirmed today it has deployed NanoSpice&#8482;, a high-performance parallel SPICE simulator from <a rel="nofollow" href="http://www.proplussolutions.com/" title="ProPlus Design Solutions, Inc.">ProPlus Design Solutions, Inc.</a>, to simulate its SerDes interface IP designs.</p>]]></description>
      <pubDate>Tue, 08 Mar 2016 16:00 GMT</pubDate>
      <dc:identifier>1215490</dc:identifier>
      <dc:language>en</dc:language>
      <dc:publisher>GlobeNewswire Inc.</dc:publisher>
      <dc:contributor>ProPlus Design Solutions</dc:contributor>
      <dc:modified>Fri, 01 Dec 2017 01:53 GMT</dc:modified>
    </item>
    <item>
      <guid
        isPermaLink="true">https://www.globenewswire.com/news-release/2015/09/17/1215483/0/en/REMINDER-MEDIA-ALERT-ProPlus-Design-Solutions-to-Exhibit-at-TSMC-OIP-Ecosystem-Forum.html</guid>
      <link>https://www.globenewswire.com/news-release/2015/09/17/1215483/0/en/REMINDER-MEDIA-ALERT-ProPlus-Design-Solutions-to-Exhibit-at-TSMC-OIP-Ecosystem-Forum.html</link>
      <title>REMINDER: MEDIA ALERT - ProPlus Design Solutions to Exhibit at TSMC OIP Ecosystem Forum </title>
      <description><![CDATA[<p><em><p>Will Demonstrate NanoSpice Giga Simulator for Memory Verification, New Nano Design Environment for Process Platform Benchmark</p></em></p><p>SAN JOSE, CA--(Marketwired - Sep 17, 2015) - </p>]]></description>
      <pubDate>Thu, 17 Sep 2015 15:00 GMT</pubDate>
      <dc:identifier>1215483</dc:identifier>
      <dc:language>en</dc:language>
      <dc:publisher>GlobeNewswire Inc.</dc:publisher>
      <dc:contributor>ProPlus Design Solutions</dc:contributor>
      <dc:modified>Fri, 01 Dec 2017 01:53 GMT</dc:modified>
    </item>
    <item>
      <guid
        isPermaLink="true">https://www.globenewswire.com/news-release/2015/09/16/1215479/0/en/MEDIA-ALERT-ProPlus-Design-Solutions-to-Exhibit-at-TSMC-OIP-Ecosystem-Forum.html</guid>
      <link>https://www.globenewswire.com/news-release/2015/09/16/1215479/0/en/MEDIA-ALERT-ProPlus-Design-Solutions-to-Exhibit-at-TSMC-OIP-Ecosystem-Forum.html</link>
      <title>MEDIA ALERT: ProPlus Design Solutions to Exhibit at TSMC OIP Ecosystem Forum </title>
      <description><![CDATA[<p><em><p>Will Demonstrate NanoSpice Giga Simulator for Memory Verification, New Nano Design Environment for Process Platform Benchmark</p></em></p><p>SAN JOSE, CA--(Marketwired - Sep 16, 2015) - </p>]]></description>
      <pubDate>Wed, 16 Sep 2015 15:00 GMT</pubDate>
      <dc:identifier>1215479</dc:identifier>
      <dc:language>en</dc:language>
      <dc:publisher>GlobeNewswire Inc.</dc:publisher>
      <dc:contributor>ProPlus Design Solutions</dc:contributor>
      <dc:modified>Fri, 01 Dec 2017 01:53 GMT</dc:modified>
    </item>
    <item>
      <guid
        isPermaLink="true">https://www.globenewswire.com/news-release/2015/09/15/1215475/0/en/ProPlus-Design-Solutions-Unveils-Innovative-Design-Environment-to-Bridge-Circuit-Design-CAD-and-Process-Development.html</guid>
      <link>https://www.globenewswire.com/news-release/2015/09/15/1215475/0/en/ProPlus-Design-Solutions-Unveils-Innovative-Design-Environment-to-Bridge-Circuit-Design-CAD-and-Process-Development.html</link>
      <title>ProPlus Design Solutions Unveils Innovative Design Environment to Bridge Circuit Design, CAD and Process Development </title>
      <description><![CDATA[<p><em><p>Offers Unique Capabilities for SPICE Model Exploration, Validation and Process Platform Benchmarking</p></em></p><p>SAN JOSE, CA--(Marketwired - Sep 15, 2015) - <strong> </strong><a rel="nofollow" href="http://www.proplussolutions.com/" title="ProPlus Design Solutions, Inc.">ProPlus Design Solutions, Inc.</a> today unveiled MEPro&#8482;, within its own Nano Design Environment&#8482; (NDE), that bridges circuit design, CAD&#160;and process development, and lets designers quickly adopt and make full use of a process platform.</p>]]></description>
      <pubDate>Tue, 15 Sep 2015 15:00 GMT</pubDate>
      <dc:identifier>1215475</dc:identifier>
      <dc:language>en</dc:language>
      <dc:publisher>GlobeNewswire Inc.</dc:publisher>
      <dc:contributor>ProPlus Design Solutions</dc:contributor>
      <dc:modified>Fri, 01 Dec 2017 01:53 GMT</dc:modified>
    </item>
    <item>
      <guid
        isPermaLink="true">https://www.globenewswire.com/news-release/2015/07/21/1215471/0/en/eSilicon-Selects-ProPlus-Design-Solutions-High-Performance-Parallel-SPICE-Simulator-and-Variation-Analysis-Platform.html</guid>
      <link>https://www.globenewswire.com/news-release/2015/07/21/1215471/0/en/eSilicon-Selects-ProPlus-Design-Solutions-High-Performance-Parallel-SPICE-Simulator-and-Variation-Analysis-Platform.html</link>
      <title>eSilicon Selects ProPlus Design Solutions' High-Performance Parallel SPICE Simulator and Variation Analysis Platform </title>
      <description><![CDATA[<p><em><p>NanoSpice, NanoYield Implemented Into eSilicon's Advanced Design Flow for 28/16nm Designs</p></em></p><p>SAN JOSE, CA--(Marketwired - Jul 21, 2015) -  <a rel="nofollow" href="http://www.proplussolutions.com/" title="ProPlus Design Solutions, Inc.">ProPlus Design Solutions, Inc.</a> today announced that <a rel="nofollow" href="http://www.esilicon.com/?utm_source=pr&amp;utm_medium=proplus&amp;utm_campaign=proplus-nanospice-201507" title="eSilicon Corporation">eSilicon Corporation</a>, a leading independent semiconductor design and manufacturing solutions provider, has selected its high-performance parallel SPICE simulator and its variation analysis platform for advanced intellectual property (IP) designs at 28-nanometer (nm), 16nm and beyond.</p>]]></description>
      <pubDate>Tue, 21 Jul 2015 15:00 GMT</pubDate>
      <dc:identifier>1215471</dc:identifier>
      <dc:language>en</dc:language>
      <dc:publisher>GlobeNewswire Inc.</dc:publisher>
      <dc:contributor>ProPlus Design Solutions</dc:contributor>
      <dc:modified>Fri, 01 Dec 2017 01:53 GMT</dc:modified>
    </item>
    <item>
      <guid
        isPermaLink="true">https://www.globenewswire.com/news-release/2015/06/04/1215468/0/en/ProPlus-Design-Solutions-Partners-With-Runtime-Design-Automation-and-Zentera-Systems-to-Demonstrate-SPICE-Simulation-and-Design-For-Yield-Tools-in-the-Cloud-During-DAC.html</guid>
      <link>https://www.globenewswire.com/news-release/2015/06/04/1215468/0/en/ProPlus-Design-Solutions-Partners-With-Runtime-Design-Automation-and-Zentera-Systems-to-Demonstrate-SPICE-Simulation-and-Design-For-Yield-Tools-in-the-Cloud-During-DAC.html</link>
      <title>ProPlus Design Solutions Partners With Runtime Design Automation and Zentera Systems to Demonstrate SPICE Simulation and Design For Yield Tools in the Cloud During DAC </title>
      <description><![CDATA[<p><em><p>Demo Will Highlight How Design Teams Can Maximize Compute Capacity for Highly Scalable SPICE Simulations in the Cloud</p></em></p><p>SAN JOSE, CA--(Marketwired - Jun 4, 2015) - <a rel="nofollow" href="http://www.proplussolutions.com/" title="ProPlus Design Solutions, Inc.">ProPlus Design Solutions, Inc.</a>, has partnered with <a rel="nofollow" href="http://www.rtda.com/" title="Runtime Design Automation">Runtime Design Automation</a> (RTDA) and <a rel="nofollow" href="http://www.zentera.net/" title="Zentera Systems Inc.">Zentera Systems Inc.</a> to demonstrate its SPICE simulation and design for field (DFY) software in the cloud at the 52nd <a rel="nofollow" href="http://www.dac.com/" title="Design Automation Conference">Design Automation Conference</a> (DAC). </p>]]></description>
      <pubDate>Thu, 04 Jun 2015 15:00 GMT</pubDate>
      <dc:identifier>1215468</dc:identifier>
      <dc:language>en</dc:language>
      <dc:publisher>GlobeNewswire Inc.</dc:publisher>
      <dc:contributor>ProPlus Design Solutions</dc:contributor>
      <dc:modified>Fri, 01 Dec 2017 01:53 GMT</dc:modified>
    </item>
    <item>
      <guid
        isPermaLink="true">https://www.globenewswire.com/news-release/2015/05/26/1215466/0/en/Memory-Designers-Choose-NanoSpice-Giga-Simulator-From-ProPlus-Design-Solutions.html</guid>
      <link>https://www.globenewswire.com/news-release/2015/05/26/1215466/0/en/Memory-Designers-Choose-NanoSpice-Giga-Simulator-From-ProPlus-Design-Solutions.html</link>
      <title>Memory Designers Choose NanoSpice Giga Simulator From ProPlus Design Solutions </title>
      <description><![CDATA[<p><em><p>NanoSpice Giga Replaces FastSPICE for High Accuracy to Manage Giga-Scale Design Challenges</p></em></p><p>SAN JOSE, CA--(Marketwired - May 26, 2015) -  NanoSpice Giga&#8482;, the high-capacity, high-performance parallel GigaSpice simulator from <a rel="nofollow" href="http://www.proplussolutions.com/" title="ProPlus Design Solutions, Inc.">ProPlus Design Solutions, Inc.</a>, is realizing widespread adoption by leading memory designers worldwide. </p>]]></description>
      <pubDate>Tue, 26 May 2015 15:00 GMT</pubDate>
      <dc:identifier>1215466</dc:identifier>
      <dc:language>en</dc:language>
      <dc:publisher>GlobeNewswire Inc.</dc:publisher>
      <dc:contributor>ProPlus Design Solutions</dc:contributor>
      <dc:modified>Fri, 01 Dec 2017 01:53 GMT</dc:modified>
    </item>
  </channel>
</rss>